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Abstract — Inverted-staggered amorphous In–Ga–Zn–O (a-InGaZnO) thin-film transistors (TFTs) were
fabricated and characterized on glass substrates. The a-InGaZnO TFTs exhibit adequate field-effect
mobilities, sharp subthreshold slopes, and very low off-currents. The current temperature stress (CTS)
on the a-InGaZnO TFTs was performed, and the effect of stress temperature (TSTR), stress current (ISTR),
and TFT biasing condition on their electrical stability was investigated. Finally, SPICE modelling for
a-InGaZnO TFTs was developed based on experimental data. Several active-matrix organic light-emit-
ting-display (AMOLED) pixel circuits were simulated, and the potential advantages of using
a-InGaZnO TFTs were discussed.
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1 Introduction
Active-matrix organic light-emitting displays (AMOLEDs)
are now generally viewed as the next-generation display
because of their vivid color, high contrast ratio, thin/light
module, and low energy consumption.1,2 Although hydro-
genated amorphous-silicon (a-Si:H) thin-film transistors
(TFTs) currently dominate the liquid-crystal-display (LCD)
market due to their uniformity over large area, low cost of
fabrication, and mature technology, the insufficient field-effect
mobility and metastable shift in threshold voltage when sub-
ject to prolonged gate bias3,4 make their application to
AMOLEDs rather difficult. [In AMOLEDs, the drive TFT
has to constantly supply a current to the organic light-emit-
ting diode (OLED) instead of just acting like a switch.]
Larger devices and more-complex pixel circuits are needed
to realize acceptable a-Si:H TFT AMOLEDs, which greatly
limits the display resolution.5,6 As a result, TFTs based on other
semiconductor materials have been explored as an alternative
approach to realize reliable, high-resolution AMOLEDs.7–9
Above all, amorphous In–Ga–Zn–O (a-InGaZnO) TFTs possess
certain advantages including visible transparency, low processing
temperature, good uniformity, adequate mobility, low off-current,
sharp subthreshold swing, and potentially better electrical stabil-
ity, which make them very attractive for AMOLEDs.9–11 Several
a-InGaZnO TFT AMOLEDs have already been demon-
strated by other groups, indicating a promising future for
these devices.12,13 In this paper, we described properties of
a-InGaZnO TFTs fabricated on glass substrates and studied
their electrical stability by performing current temperature
stress (CTS) measurements. The effect of stress tempera-
ture (TSTR), stress current (ISTR), and TFT-biasing condi-
tions on the electrical properties of a-InGaZnO TFTs were
investigated. Finally, an a-InGaZnO TFT SPICE model was
developed, based on experimental data. We simulated sev-
eral voltage- and current-programmed a-InGaZnO TFT
AMOLED pixel circuits and analyzed their advantages over
a-Si:H TFTs.
2 TFT fabrication and characterization
The a-InGaZnO TFTs were fabricated on glass substrates.
The gate electrode Ti (5 nm)/Au (40 nm)/Ti (5 nm) was
deposited by electron-beam deposition and patterned by
lift-off. The gate insulator SiO2 (200 nm) and a-InGaZnO
thin film were both deposited by RF sputtering and patterned
by wet etching. After annealing in air at 300°C for 20 min-
utes, the source/drain electrodes Ti (5 nm)/Au (100 nm)/Ti
(5 nm) were deposited by electron-beam deposition and
patterned by lift-off. A SiO2 film as the back-channel pro-
tection layer (100 nm) was deposited by RF sputtering and
patterned by wet etching. Finally, the TFTs were annealed
in air at 200°C for 1 hour.14 Electrical measurements were
performed in the dark using a Hewlett-Packard 4156A semi-
conductor parameter analyzer. The measured TFT transfer
and output characteristics are shown in Fig. 1. The a-InGaZnO
TFTs exhibit very low off-current, a sharp subthreshold
swing (0.4 V/dec), a threshold voltage (VT) of ~3 V, and
field-effect mobility (µ) of ~10 cm2/V-sec. VT and µ were
extracted by linearly fitting the ID–VGS curve to the stand-
ard MOSFET equation. The fitting range was chosen to be
between 10% and 90% of the maximum measured ID (VGS
= 20 V).15
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3 Current temperature stress (CTS) study
3.1 CTS measurement setup
Current temperature stress (CTS) measurements were per-
formed in the dark by using a Hewlett-Packard 4156A semi-
conductor parameter analyzer. The device temperature was
regulated by a heated chuck and a Signatone temperature
controller with a precision of 0.1 K. Before each measure-
ment, the TFTs were placed on the heated chuck which is
set at the desired measurement temperature for 30 minutes
to allow for thermal equilibrium.
We used two different stress schemes for the CTS
measurements: CTS_lin and CTS_sat.16,17 CTS_lin and
CTS_sat are equivalent to operating the TFT in the linear
and saturation regimes, respectively. For CTS_lin, during
the stress mode, the gate was biased at 20 V while a stress
current (ISTR) was applied to the drain of the TFTs, as
shown in Fig. 2(a). The same TFT were stressed for a total
stress time (tSTR) of 10,000 sec, as illustrated in Fig. 3. At
certain times (tSTR = 100, 200, 500, 1000, 2000, 4000, 6000,
8000, and 10,000 sec), the stress mode was interrupted and
switched to the sweep mode where a quick gate voltage
sweep (VGS = –5 → 20 V) was applied to measure the trans-
fer characteristic in the saturation regime of operation
(VDS = 20 V). For CTS_sat, during the stress mode, the gate
and drain were externally shorted together, and ISTR was
applied to the drain, setting the voltages at the gate/drain
(VGS = VDS), as shown in Fig. 2(b). The total stress time and
number of points when the stress mode was interrupted are
the same as CTS_linear. In the sweep mode, the gate/drain
voltages (VGS = VDS) were swept from –5 to 20 V to measure
the transfer characteristics in the saturation regime. The
same measurement procedure described above was repeated
for several levels of stress current (ISTR) and stress tempera-
ture (TSTR) for both CTS setups. Table 1 summarizes the
CTS conditions used in this paper. For both CTS setups,
after the 10,000 sec CTS measurement, the TFT was
FIGURE 1 — Measured and simulated (using HSPICE) a-InGaZnO TFT
(a) transfer and (b) output characteristics.
TABLE 1 — CTS conditions used in this study.
FIGURE 2 — The two CTS measurement setups (stress mode) used in
this study (a) CTS_lin (VGS = 20 V) and (b) CTS_sat (VGS = VDS).
FIGURE 3 — The CTS was performed on a single TFT for a total of 10,000
sec. The white space indicates the stress mode; the black lines indicate
when the stress mode is interrupted and switched to the sweep mode
(Ref. 17).
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annealed at 300°C in air for 1 hour to recover its initial char-
acteristics, as shown in Fig. 4.
3.2 CTS effect on a-InGaZnO TFT electri-
cal properties
Figure 5(a) shows an example of the TFT transfer charac-
teristics measured during the sweep mode (VDS = 20 V, VGS
= –5 → 20 V) of CTS_lin. The CTS_lin was performed at
TSTR = 80°C with VGS held at 20 V, and ISTR = 10 µA. For
this level of stress current (ISTR = 10 µA), the drain-to-
source voltage (VDS) of the TFT is measured to be around
0.6 V, which indeed corresponds to the linear regime of
operation. Figure 5(b) shows an example of the TFT trans-
fer characteristics measured during the sweep mode (VDS =
VGS = –5 → 20 V) of CTS_sat. The CTS_sat was performed
at TSTR = 80°C with the gate and drain tied together, and
ISTR = 100 µA, which sets VGS = VDS ~ 16.5 V. As we can
see from Fig. 5, even after suffering through these strict
CTS conditions for 104 sec, the TFT subthreshold slope and
off-current remained almost the same, the field-effect
mobility slightly (10%) decreases, and the threshold voltage
only shifted ~2 V for both CTS setups. Recently, it has been
shown that the electrical stability of a-ZnSnO TFTs is highly
dependent on the Zn/Sn ratio.18 We believe it is possible
that the electrical stability of a-InGaZnO TFTs can be fur-
ther improved by optimizing the film chemical composition.
3.3 Stress-temperature (TSTR) effect
We performed CTS measurements for both CTS setups at
stress temperatures ranging from 40°C to 80°C. The stress
currents are 10 and 100 µA for CTS_lin and CTS_sat,
respectively. ISTR = 10 µA is sufficient for the maximum
drive current level of a 15-in. XGA full-color AM-OLED
(subpixel area Apix ~ 30,000 µm2), assuming a brightness (υ)
of 1000 cd/m2 and an OLED efficiency (η) of 5 cd/A:
(1)
We used a much higher ISTR for CTS_sat to enhance
the TFT parameter shifts since we observed that the TFTs
are electrically more stable when stressed under CTS_sat
compared to CTS_lin for the same ISTR level (see the next
section for further details). The device degradation is defined
as the change in threshold voltage (VT):
(2)
VT was extracted from linearly fitting ID1/2–VGS measured
in the sweep mode. The fitting range is chosen to be VGS =
5–20 V to avoid the effect of the subthreshold regime at
smaller VGS values. It should be noted that the fitting range
would affect the extracted VT, due to the non-linearity of the
ID1/2–VGS curve, and therefore should be carefully chosen.
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FIGURE 4 — a-InGaZnO TFT transfer characteristics before CTS, after
10,000-sec CTS, and after thermal annealing at 300°C in air for 1 hour.
FIGURE 5 — a-InGaZnO TFT transfer characteristics measured during
the sweep mode of (a) CTS_lin and (b) CTS_sat (Ref. 17).
Journal of the SID 17/6, 2009 527
Figures 6(a) and 6(b) show the TFT threshold voltage shift
(∆VT) as a function of stress time (tSTR) for various TSTR
under CTS_lin and CTS_sat, respectively. For both CTS
setups, ∆VT increases with TSTR for a given tSTR. We also
observed that
(3)
β is extracted to be 0.4 ± 0.05 for our a-InGaZnO TFTs. We
have not observed any temperature dependence of β in the
investigated TSTR range thus far.
A model that unifies the effect of stress temperature
(TSTR) and stress time (tSTR) on defect creation was devel-
oped for a-Si:H TFTs.19 This model assumes a distribution
of energy barriers D(Ea) for defect creation exists during
bias stress: after a time t at a temperature kT all possible
defect-creation sites with Ea  kTln(νt) will have converted
into defects. The thermalization energy is therefore defined
by
(4)
where k is the Boltzmann constant and ν is the attempt-to-
escape frequency. We investigated possible application of
this thermalization energy concept to a-InGaZnO TFTs. By
plotting ∆VT as a function of E, a unique curve is obtained
for both CTS setups with only one fitting parameter, the
attempt to escape frequency ν, as can be seen from Fig. 7.
The value of ν is 107 Hz for CTS_lin and 106 Hz for CTS_sat
and was determined to ensure the best overlap of the
∆VT–E curves for all stress temperatures. It should be
noticed that the thermalization energy is a function of ln(ν);
therefore, the effect of 106 and 107 Hz are actually very
close (14% difference). For a-Si:H TFTs, ν was extracted to
be 1010 Hz and is believed to be associated with the break-
ing of weak Si–Si bonds.19 Although the physical meaning
of ν is unclear for our a-InGaZnO TFTs, Eq. (4) describes
very well our experimental data in the investigated TSTR and
tSTR range.
3.4 Stress current (ISTR) effect
We also performed CTS measurements at various ISTR levels.
For CTS_lin, ISTR = 1, 10, 40, and 100 µA, and for CTS_sat, ISTR
= 40, 60, 80, and 100 µA. Again, for CTS_sat, we did not explore
lower ISTR levels for the same reason mentioned previously. The
stress temperature (TSTR) was fixed at 60°C. Figure 8 shows the
threshold-voltage shift (∆VT) as a function of tSTR for various
ISTR levels under CTS_lin and CTS_sat. For CTS_lin, we can
see that ∆VT–tSTR is almost independent of ISTR. On the other
hand, for CTS_sat, ∆VT–tSTR increases with ISTR and becomes
independent of ISTR once normalized to the injected charge Qinj
(= ISTR × tSTR), as shown in Fig. 9. Qinj is commonly used to
evaluate the ∆VT caused by trapped charge in the gate dielectric
for c-Si MOSFETs.20 We attribute this behavior to the follow-
ing. The VGS is fixed at 20 V for all levels of ISTR in CTS_lin;
therefore, the channel induced charge will remain almost the
same as long as the TFT operates in the linear regime. How-
ever, in CTS_sat, the VGS adjusts accordingly to ISTR, and there-
fore, at higher ISTR values, we have a higher VGS, and thus more
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FIGURE 6 — Threshold-voltage shift (∆VT) as a function of stress time
(tSTR) for various stress temperatures (TSTR) for (a) CTS_lin and (b) CTS_sat.
FIGURE 7 — Threshold-voltage shift (∆VT) as a function of
thermalization energy (E), unifying the effect of stress temperature (TSTR)
and stress time (tSTR) (Ref. 17).
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channel-induced charge. The VGS and VDS values are summa-
rized in Table 2 for both CTS setups and all ISTR levels. We
conclude from our experimental results that for the same ISTR,
the a-InGaZnO TFTs are electrically more stable when VGS is
smaller.
3.5 CTS measurement modeling
In CTS_sat, VGS increases with VT in order to maintain a
constant ID, which is similar to the ∆VT compensation
mechanism in AMOLED pixel circuits. A model that can
describe/predict the ∆VT as a function of stress time (tSTR),
stress temperature (TSTR), and stress current (ISTR) is bene-
ficial in designing AMOLED pixel circuits. A stretched-ex-
ponential model based on the charge injection/trapping
concept was developed for a-Si:H TFTs when subject to
constant voltage stress.21 We modified this model by taking
into account that the gate overdrive voltage [VGS(t)–VT(t)]
is a constant during CTS_sat. An identical equation has also
been derived for a-Si:H TFTs when subject to constant cur-
rent stress, based on the carrier-induced defect creation
model.4
(5)
where α and β are the exponents for the gate overdrive volt-
age and stress time, respectively, τ = τ0 exp(Eτ/kTSTR), and
Eτ is the average effective barrier that the electrons in the
a-InGaZnO channel need to overcome before they can
enter the insulator, and τ0 is the thermal prefactor for emis-
sion over the barrier. This power-law relation shows that
there is no upper bound for ∆VT which is in contrast to the
stretched-exponential model. It should also be noticed that
for very short stress times (tSTR < < τ), the stretched-expo-
nential equation reduces to the exact same power law equa-
tion. However, Eq. (5) is only valid in the linear regime of
operation since it assumes a uniform charge density along
the channel. The channel charge in the saturation regime is
reduced by the drain voltage and becomes [1 + 1/(2 + γ)]
times smaller, where γ is the nonlinear factor of the TFT
transfer characteristics. Therefore, in the saturation regime,
Eq. (5) becomes
(6)
Equation (6) is not suitable for CTS_sat or any current-pro-
grammed pixel circuits because we do not control VGS directly.
It is, therefore, more straightforward to express Eq. (6) as a
function of ISTR by using
(7)
where K = (W/L)Cox µ0. By plugging Eq. (7) into Eq. (6), we
can write the power-law equation as a function of ISTR in-
stead of gate overdrive voltage:
(8)
The non-linear factor γ was extracted to be ~0.48 for
our a-InGaZnO TFTs. By plotting log(∆VT) as a function of
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FIGURE 8 — Threshold-voltage shift (∆VT) as a function of stress time
(tSTR) for various stress-current (ISTR) levels under (a) CTS_lin and (b)
CTS_sat.
FIGURE 9 — Threshold-voltage shift (∆VT) as a function of injected
charge (Qinj) for various stress-current (ISTR) levels under CTS_sat (Ref.
17).
TABLE 2 — VDS and VGS values for both CTS conditions.
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log(ISTR) for several levels of tSTR, as shown in Fig. 10, we
can obtain α/(2 + γ) ~ 0.5 from the slopes, and thus α ~ 1.24.
On the other hand, CTS_lin can be modeled by the
stretched-exponential model21–23 because VGS is held constant.
(9)
The simulation results of CTS_lin and CTS_sat are
shown as the lines in Figs. 6 and 8. The same value of α =
1.24 were used in both simulations. β = 0.35 for CTS_lin and
β = 0.44 for CTS_sat. The fitting parameter τ as a function
of (kTSTR)–1 is plotted in Fig. 11. τ0 is extracted to be
4.4 msec for both CTS setups, while Eτ = 0.7 and 0.62 eV
for CTS_lin and CTS_sat, respectively. The parameters
used in CTS simulations are summarized in Table 3.
4 a-InGaZnO TFT AMOLED pixel-circuit
simulation
4.1 a-InGaZnO TFT for AMOLEDs
In the previous sections, we have explored the electrical
properties and stability of a-InGaZnO TFTs and concluded
that a-InGaZnO TFTs seem very promising for AMOLED
application. The low off-current prevents the OLED cur-
rent leaking from the TFTs during the off-state. The sharp
subthreshold slope is beneficial to the TFT switching speed.
The high field-effect mobility allows extra freedom when
designing the pixel circuit. Smaller device sizes can be used,
which increases the pixel aperture ratio. Moreover, lower
gate overdrive voltages are sufficient to provide the desired
current level. From the CTS measurement results obtained
in this paper, lower gate overdrive voltages are also very
beneficial to the TFT electrical stability. In the remaining
sections of this paper, we will explore the possible applica-
tion of a-InGaZnO TFTs to AMOLEDs by pixel-circuit
simulations.
4.2 a-InGaZnO TFT and OLED SPICE
model
An a-InGaZnO TFT SPICE model was developed, based on
the Rensselaer Polytechnic Institute (RPI) a-Si:H TFT
model.24 The required a-InGaZnO TFT SPICE parameters
were extracted from experimental data. A Synopsys
HSPICE simulation tool was then used to simulate the TFT
characteristics (illustrated as the open circles in Fig. 1). We
can see that the RPI a-Si:H TFT model with appropriate
a-InGaZnO TFT SPICE parameters can reproduce our
measured device characteristics very well. To model the
behavior of the OLED, we used two junction diodes D1 D2
(HSPICE diode model level (1) with series resistors RS1 and
RS2 connected in parallel with a capacitor C, shown in the
inset of Fig. 12. SPICE parameters were extracted based on
experimental data obtained within our group5 and summa-
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FIGURE 10 — Threshold-voltage shift (∆VT) as a function of stress current
(ISTR) for various tSTR levels.
FIGURE 11 — Extracting the average effective barrier Eτ and thermal
prefactor τ0 from fitting parameter τ.
TABLE 3 — CTS modeling parameters.
TABLE 4 — OLED SPICE parameters.
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rized in Table 4. The OLED area was assumed to be 12,000
µm2 which is approximately the subpixel area of an RGB
3-in. QVGA display (63.5 × 190.5 µm). The OLED capacitor
was calculated by assuming the capacitance per unit area is
25 nF/cm2. The OLED I–V curve simulated by HSPICE is
shown in Fig. 12.
4.3 Simple voltage-programmed pixel cir-
cuit
Thus far, all reported AMOLEDs driven by a-InGaZnO
TFTs are based on the 2-TFT voltage-programmed pixel cir-
cuit,12,13 as shown in Fig. 13(a). Since this simple circuit
does not compensate for the TFT threshold-voltage vari-
ation (∆VT), the usage of this circuit requires the TFTs to be
electrically very stable (∆VT ~ 0). Synopsys HSPICE simu-
lation tool with the a-InGaZnO TFT and OLED SPICE
models developed in the previous section were used to
evaluate the pixel-circuit performance. The simulated
operation waveforms are shown in Fig. 14(a). Parameters
used in the simulation are summarized in Table 5. Since the
field-effect mobility of a-InGaZnO TFTs is ~10 times larger
than that of a-Si:H TFTs, smaller device sizes (W/L =
24 µm/4 µm) and lower supply voltages (VDD = 10 V) can be
used in this circuit. We also investigated the effect of TFT
threshold-voltage shift on the performance of this circuit,
which will be discussed in later sections.
An additional TFT can be added to this circuit to pre-
vent a sudden peak current from damaging the OLED, as
shown in Fig. 13(b). The simulated operation waveforms are
shown in Fig. 14(b). This circuit operates similar as the 2-
TFT circuit except the current flows through the OLED
only during the expose period.
4.4 Current-scaling current-mirror pixel
circuit
The 2-TFT voltage-programmed pixel circuit is very simple
in design and enables a high aperture ratio. However, due to
the current-driven nature of OLEDs and their steep I–V
characteristics, current-programmed pixel circuits are more
suitable to precisely generate distinct gray levels. Moreover,
even if the a-InGaZnO TFTs are electrically very stable, it is
still desirable to use a pixel circuit that can compensate for
any non-ideal factors. Several current-programmed pixel
circuits were developed for AMOLEDs.25–27 Our group has
previously explored the possible application of a-InGaZnO
TFTs to a current-scaling pixel circuit that provides a wide
dynamic OLED current (IOLED) range and compensation
abilities.28 Here, we apply a-InGaZnO TFTs to a current-
scaling current-mirror pixel circuit.29 This circuit has simi-
lar performance as the previous circuit with a simpler
driving scheme.
The current-scaling current-mirror pixel circuit con-
sists of two switching TFTs (T1 and T2), one mirror TFT
(T4), one driving TFT (T3), and two storage capacitors
(CST1 and CST2) connected between the scan line and
ground with a cascade structure, as shown in Fig. 15. The
FIGURE 12 — Simulated OLED I–V characteristics.
FIGURE 13 — Schematic diagrams of the (a) 2-TFT voltage-programmed
pixel circuit and (b) the same circuit with an additional TFT (T3).
FIGURE 14 — Operation waveforms of the pixel circuits in Figs. 11(a),
and 11(b), respectively, simulated by HSPICE.
TABLE 5 — Parameters used in HSPICE simulation for pixel
circuits in Figs. 13(a) and 13(b).
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operation detail of this circuit can be found elsewhere.29
Parameters used to simulate this circuit are listed in Table 6
for both a-InGaZnO TFTs and a-Si:H TFTs.29 Smaller device
sizes (W/L = 20 µm/4 µm) and lower supply voltages (VDD =
12 V) can be used for this circuit based on a-InGaZnO TFTs.
Figure 15 shows an example of operation waveforms simu-
lated by HSPICE.
4.5 Pixel-circuit simulation results
The OLED currents (IOLED) delivered by the 2-TFT volt-
age-programmed pixel circuit and the 4-TFT current-scal-
ing current-mirror pixel circuit as a function of VDATA and
IDATA, respectively, are shown in Fig. 17. Since the OLED
current value is different during the ON- and OFF-states
(IOLED_ON and IOLED_OFF), we define the average OLED
current (IOLED) during one frame time as
(10)
where tON (165 µsec) and tOFF (16.5 msec) are the ON- and
OFF-state periods, respectively (the frame rate is set to be
60 Hz). As we can see from Fig. 17, wide dynamic IOLED
range (~103) was achieved by both pixel circuits.
4.6 Impact of TFT instability on pixel-circuit
operation
We also simulated the two pixel circuits assuming that the
drive TFTs [T2 in Fig. 13(a), T3 and T4 in Fig. 15] exhibit
1 V of threshold-voltage shift (∆VT), as shown in Fig. 17.
The percentage change in IOLED (∆IOLED) is defined as
I
I t I t
t tOLED
OLED_ON ON OLED_OF OFF
ON OFF
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FIGURE 15 — Schematic diagram of the 4-TFT current-scaling current-
mirror pixel circuit.
TABLE 6 — Parameters used in HSPICE simulation for the
4-TFT current-scaling current-mirror pixel circuit.
FIGURE  16 — Operation waveforms of  the 4-TFT current-scaling
current-mirror pixel circuit simulated by HSPICE.
FIGURE 17 — IOLED as a function of VDATA for the 2-TFT voltage-
programmed  pixel circuit (solid  symbols), and IDATA for the  4-TFT
current-scaling current-mirror pixel circuit (hollow symbols).
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(11)
We can see that the 4-TFT current-scaling current-
mirror pixel circuit can compensate for ∆VT within operat-
ing error range from 9 to 25%, depending on the IOLED
level, while the 2-TFT voltage-programmed pixel circuit
does not compensate for ∆VT at all (∆IOLED: 40–90%).
Keeping in mind that 1 V of ∆VT is quite large compared to
the small gate overdrive (0–5 V) designed to be used in the
pixel-circuit simulations. To further investigate the compen-
sation ability of the 4-TFT current-scaling current-mirror
pixel circuit, we plotted ∆IOLED as a function of IOLED for
∆VT = 0.2, 0.5, and 1 V, as shown in Fig. 18. We can observe
that ∆IOLED is more severe at lower IOLED levels due to the
smaller gate overdrive of the drive TFT. The percentage
error can be maintained below 10% for all levels of IOLED
if ∆VT is smaller than 0.2 V. This result indicates that we
need electrically very stable a-InGaZnO TFTs to be used for
AMOLEDs.
5 Conclusion
We fabricated and characterized inverted-staggered a-InGaZnO
TFTs on glass substrates. The TFTs exhibit adequate field-
effect mobility, low off-current, and sharp subthreshold
slope. To evaluate the electrical stability of a-InGaZnO
TFTs, CTS measurements were performed. Several factors
were considered, including the stress temperature, stress
current, and biasing condition. We conclude that maintain-
ing a lower temperature and smaller VGS is beneficial to the
TFT’s electrical stability, and for the same level of ID, the
TFTs are more stable when operating in the saturation
regime then in the linear regime. The a-InGaZnO TFTs
exhibit ∆VT ~ 1 V under 10,000 sec stress with ISTR =
100 µA, and TSTR = 60°C. The subthreshold slope, off-cur-
rent, and field-effect mobility remain almost unchanged
during the stress. Finally, a SPICE model was developed
based on experimental data. Both simple voltage-pro-
grammed pixel circuits and current-programmed pixel cir-
cui ts with ∆VT compensation ability were simulated.
Smaller device sizes and lower supply voltages could be
used in a-InGaZnO TFT pixel circuits due to their superior
electrical properties compared to those of a-Si:H TFTs. The
voltage-programmed pixel circuits could be used provided
that the a-InGaZnO TFTs are electrically very stable (∆VT ~
0 V). Otherwise, the current-programmed pixel circuit is
needed to compensate for ∆VT. In conclusion, a-InGaZnO
TFTs, if fully optimized, have great potential for higher
resolution, lower power consumption, and more-stable
operation AMOLEDs.
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